TY - GEN
T1 - Simple improvement stage for low voltage WTA and rank order circuits
AU - Molinar-Solis, Jesus E.
AU - Garcia-Lozano, Rodolfo
AU - Morales-Ramirez, Alejandra
AU - Ramirez-Angulo, Jaime
PY - 2011
Y1 - 2011
N2 - A simple improvement to Lazzaro's Winner Take All (WTA) circuit is introduced. It allows lowering the voltage supply requirements so that it can be functional in fine line CMOS technology. A low voltage Rank Order Filter is derived from the WTA using current starving techniques. Electrical measurements of a prototype in CMOS 0.5m technology verify the operation of the WTA circuit with VDD = 1.5V. Simulations in PSpice show the functionality of a Rank Order Circuit using the same principle.
AB - A simple improvement to Lazzaro's Winner Take All (WTA) circuit is introduced. It allows lowering the voltage supply requirements so that it can be functional in fine line CMOS technology. A low voltage Rank Order Filter is derived from the WTA using current starving techniques. Electrical measurements of a prototype in CMOS 0.5m technology verify the operation of the WTA circuit with VDD = 1.5V. Simulations in PSpice show the functionality of a Rank Order Circuit using the same principle.
UR - http://www.scopus.com/inward/record.url?scp=79960873947&partnerID=8YFLogxK
U2 - 10.1109/ISCAS.2011.5937708
DO - 10.1109/ISCAS.2011.5937708
M3 - Contribución a la conferencia
AN - SCOPUS:79960873947
SN - 9781424494736
T3 - Proceedings - IEEE International Symposium on Circuits and Systems
SP - 885
EP - 888
BT - 2011 IEEE International Symposium of Circuits and Systems, ISCAS 2011
T2 - 2011 IEEE International Symposium of Circuits and Systems, ISCAS 2011
Y2 - 15 May 2011 through 18 May 2011
ER -