Automatic code generator for a customized high performance microprocessor simulator

Alfredo Cristóbal-Salas, Juan D. Santiago-Domínguez, Bardo Santiago-Vicente, Marco Antonio Ramírez-Salinas, Luis Alfonso Villa-Vargas, Neiel Israel Layva-Santes, Cesar Alejandro Hernández-Calderón, Carlos Rojas-Morales

Research output: Chapter in Book/Report/Conference proceedingConference contributionResearch

Abstract

© Springer Nature Switzerland AG 2019. This paper presents a software that generates code that implements a microprocessor simulator based on features defined by user. Software receives a set of microprocessor architecture description that includes: number of cores, operations to be executed in the ALU, cache memory details, and number of registers, among others. After configuration, the software generates Java code that implements the microprocessor simulator described. Software can generates more than forty different codes depending on the configurations defined. Each simulator follows a standard four stages pipeline: fetch, decode, execute and store. Code generator has been used as a learning tool in an undergraduate course with interesting effects in the student’s learning process. Preliminary results show that students understand better how a microprocessor works and they felt ready to propose new microprocessor architectures.
Original languageAmerican English
Title of host publicationAutomatic code generator for a customized high performance microprocessor simulator
Pages11-23
Number of pages8
ISBN (Electronic)9783030104474
DOIs
StatePublished - 1 Jan 2019
EventCommunications in Computer and Information Science -
Duration: 1 Jan 2019 → …

Publication series

NameCommunications in Computer and Information Science
Volume948
ISSN (Print)1865-0929

Conference

ConferenceCommunications in Computer and Information Science
Period1/01/19 → …

Fingerprint

simulator
Microprocessor chips
Simulators
software
student
learning
fetch
Students
Cache memory
Pipelines
code

Cite this

Cristóbal-Salas, A., Santiago-Domínguez, J. D., Santiago-Vicente, B., Ramírez-Salinas, M. A., Villa-Vargas, L. A., Layva-Santes, N. I., ... Rojas-Morales, C. (2019). Automatic code generator for a customized high performance microprocessor simulator. In Automatic code generator for a customized high performance microprocessor simulator (pp. 11-23). (Communications in Computer and Information Science; Vol. 948). https://doi.org/10.1007/978-3-030-10448-1_2
Cristóbal-Salas, Alfredo ; Santiago-Domínguez, Juan D. ; Santiago-Vicente, Bardo ; Ramírez-Salinas, Marco Antonio ; Villa-Vargas, Luis Alfonso ; Layva-Santes, Neiel Israel ; Hernández-Calderón, Cesar Alejandro ; Rojas-Morales, Carlos. / Automatic code generator for a customized high performance microprocessor simulator. Automatic code generator for a customized high performance microprocessor simulator. 2019. pp. 11-23 (Communications in Computer and Information Science).
@inproceedings{362ac2f6f94645678e06c8a72042c22c,
title = "Automatic code generator for a customized high performance microprocessor simulator",
abstract = "{\circledC} Springer Nature Switzerland AG 2019. This paper presents a software that generates code that implements a microprocessor simulator based on features defined by user. Software receives a set of microprocessor architecture description that includes: number of cores, operations to be executed in the ALU, cache memory details, and number of registers, among others. After configuration, the software generates Java code that implements the microprocessor simulator described. Software can generates more than forty different codes depending on the configurations defined. Each simulator follows a standard four stages pipeline: fetch, decode, execute and store. Code generator has been used as a learning tool in an undergraduate course with interesting effects in the student’s learning process. Preliminary results show that students understand better how a microprocessor works and they felt ready to propose new microprocessor architectures.",
author = "Alfredo Crist{\'o}bal-Salas and Santiago-Dom{\'i}nguez, {Juan D.} and Bardo Santiago-Vicente and Ram{\'i}rez-Salinas, {Marco Antonio} and Villa-Vargas, {Luis Alfonso} and Layva-Santes, {Neiel Israel} and Hern{\'a}ndez-Calder{\'o}n, {Cesar Alejandro} and Carlos Rojas-Morales",
year = "2019",
month = "1",
day = "1",
doi = "10.1007/978-3-030-10448-1_2",
language = "American English",
isbn = "9783030104474",
series = "Communications in Computer and Information Science",
pages = "11--23",
booktitle = "Automatic code generator for a customized high performance microprocessor simulator",

}

Cristóbal-Salas, A, Santiago-Domínguez, JD, Santiago-Vicente, B, Ramírez-Salinas, MA, Villa-Vargas, LA, Layva-Santes, NI, Hernández-Calderón, CA & Rojas-Morales, C 2019, Automatic code generator for a customized high performance microprocessor simulator. in Automatic code generator for a customized high performance microprocessor simulator. Communications in Computer and Information Science, vol. 948, pp. 11-23, Communications in Computer and Information Science, 1/01/19. https://doi.org/10.1007/978-3-030-10448-1_2

Automatic code generator for a customized high performance microprocessor simulator. / Cristóbal-Salas, Alfredo; Santiago-Domínguez, Juan D.; Santiago-Vicente, Bardo; Ramírez-Salinas, Marco Antonio; Villa-Vargas, Luis Alfonso; Layva-Santes, Neiel Israel; Hernández-Calderón, Cesar Alejandro; Rojas-Morales, Carlos.

Automatic code generator for a customized high performance microprocessor simulator. 2019. p. 11-23 (Communications in Computer and Information Science; Vol. 948).

Research output: Chapter in Book/Report/Conference proceedingConference contributionResearch

TY - GEN

T1 - Automatic code generator for a customized high performance microprocessor simulator

AU - Cristóbal-Salas, Alfredo

AU - Santiago-Domínguez, Juan D.

AU - Santiago-Vicente, Bardo

AU - Ramírez-Salinas, Marco Antonio

AU - Villa-Vargas, Luis Alfonso

AU - Layva-Santes, Neiel Israel

AU - Hernández-Calderón, Cesar Alejandro

AU - Rojas-Morales, Carlos

PY - 2019/1/1

Y1 - 2019/1/1

N2 - © Springer Nature Switzerland AG 2019. This paper presents a software that generates code that implements a microprocessor simulator based on features defined by user. Software receives a set of microprocessor architecture description that includes: number of cores, operations to be executed in the ALU, cache memory details, and number of registers, among others. After configuration, the software generates Java code that implements the microprocessor simulator described. Software can generates more than forty different codes depending on the configurations defined. Each simulator follows a standard four stages pipeline: fetch, decode, execute and store. Code generator has been used as a learning tool in an undergraduate course with interesting effects in the student’s learning process. Preliminary results show that students understand better how a microprocessor works and they felt ready to propose new microprocessor architectures.

AB - © Springer Nature Switzerland AG 2019. This paper presents a software that generates code that implements a microprocessor simulator based on features defined by user. Software receives a set of microprocessor architecture description that includes: number of cores, operations to be executed in the ALU, cache memory details, and number of registers, among others. After configuration, the software generates Java code that implements the microprocessor simulator described. Software can generates more than forty different codes depending on the configurations defined. Each simulator follows a standard four stages pipeline: fetch, decode, execute and store. Code generator has been used as a learning tool in an undergraduate course with interesting effects in the student’s learning process. Preliminary results show that students understand better how a microprocessor works and they felt ready to propose new microprocessor architectures.

UR - https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85059912345&origin=inward

UR - https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85059912345&origin=inward

U2 - 10.1007/978-3-030-10448-1_2

DO - 10.1007/978-3-030-10448-1_2

M3 - Conference contribution

SN - 9783030104474

T3 - Communications in Computer and Information Science

SP - 11

EP - 23

BT - Automatic code generator for a customized high performance microprocessor simulator

ER -

Cristóbal-Salas A, Santiago-Domínguez JD, Santiago-Vicente B, Ramírez-Salinas MA, Villa-Vargas LA, Layva-Santes NI et al. Automatic code generator for a customized high performance microprocessor simulator. In Automatic code generator for a customized high performance microprocessor simulator. 2019. p. 11-23. (Communications in Computer and Information Science). https://doi.org/10.1007/978-3-030-10448-1_2