Power and ground bounce reduction in buffers

This paper propose a technique to reduce the delta power and ground bounce and the settling time of these noise signals in buffer structure. Used technique, is compared with no compensation circuit and a decoupling capacitor circuit well known technique. The results were obtained using SPICE simulations with a realistic 0.25um BSIM device model technology and a 2.5V power supply.