Implementation of tunable resistors using graded-channel SOI MOSFETs operating in cryogenic environments

M. A. Pavanello, A. Cerdeira, J. A. Martino, M. A. Alemán, D. Flandre

Producción científica: Contribución a una conferenciaArtículorevisión exhaustiva

Resumen

The performance evaluation of conventional and graded-channel SOI MOSFETs operating as tunable resistors is performed from room temperature down to 90 K. The on-resistance, total harmonic distortion and third order harmonic distortion have been adopted as figures of merit. It is shown that the on-resistance reduces with the temperature lowering and is smaller in any GC SOI than in conventional SOI due to the effective channel length reduction. The total harmonic distortion is weakly temperature dependent and decreases in GC transistors, due to reduction of the effective voltage amplitude that is applied on the conventionally doped part of the channel. On the other hand, the third order harmonic distortion is strongly temperature influenced, increasing 15 dB at 90 K with respect to room temperature operation. Conventional and GC SOI have similar third order harmonic distortion in all studied temperatures.

Idioma originalInglés
Páginas520-528
Número de páginas9
EstadoPublicada - 2005
Publicado de forma externa
Evento20th Symposium on Microelectronics Technology and Devices, SBMicro 2005 - Florianopolis, Brasil
Duración: 4 sep. 20057 sep. 2005

Conferencia

Conferencia20th Symposium on Microelectronics Technology and Devices, SBMicro 2005
País/TerritorioBrasil
CiudadFlorianopolis
Período4/09/057/09/05

Huella

Profundice en los temas de investigación de 'Implementation of tunable resistors using graded-channel SOI MOSFETs operating in cryogenic environments'. En conjunto forman una huella única.

Citar esto