A distributed processor state management architecture for large-window processors

Isidro González, Marco Galluzzi, Alex Veidenbaum, Marco A. Ramírez, Adrián Cristal, Mateo Valero

Producción científica: Capítulo del libro/informe/acta de congresoContribución a la conferenciarevisión exhaustiva

6 Citas (Scopus)

Resumen

Processor architectures with large instruction windows have been proposed to expose more instruction-level parallelism (ILP) and increase performance. Some of the proposed architectures replace a re-order buffer (ROB) with a checkpointing mechanism and an out-of-order release of processor resources. Check-pointing, however, leads to an imprecise processor state recovery on mis-predicted branches and exceptions and re-execution of correct-path instructions after state recovery. It also requires large register files complicating renaming, allocation and release of physical registers. This paper proposes a new processor architecture called a Multi-State Processor (MSP). The MSP does not use check-pointing, avoids the above-mentioned problems, and has a fast, distributed state recovery mechanism. The MSP uses a novel register management architecture allowing implementation of large register files with simpler and more scalable register allocation, renaming, and release. It is also key to precise processor state recovery mechanism. The MSP is shown to improve IPC by 14%, on average, for integer SPEC CPU2000 benchmarks compared to a check-pointing based mechanism ([2]) when a fast and simple branch predictor is used. With a very aggressive branch predictor the IPC improvement is 1%, on average, and 3% if some of the programs are optimized for the MSP. The MSP also reduces the average number of executed instructions by 16.5% (12% for the aggressive branch predictor), mostly due to precise state recovery. This improves the MSP processor energy efficiency even though it uses a larger register file.

Idioma originalInglés
Título de la publicación alojada2008 Proceedings of the 41st Annual IEEE/ACM International Symposium on Microarchitecture, MICRO-41
Páginas11-22
Número de páginas12
Edición2008 PROCEEDINGS
DOI
EstadoPublicada - 2008
Evento2008 - 41st Annual IEEE/ACM International Symposium on Microarchitecture, MICRO-41 - Lake Como, Italia
Duración: 8 nov. 200812 nov. 2008

Serie de la publicación

NombreProceedings of the Annual International Symposium on Microarchitecture, MICRO
Número2008 PROCEEDINGS
ISSN (versión impresa)1072-4451

Conferencia

Conferencia2008 - 41st Annual IEEE/ACM International Symposium on Microarchitecture, MICRO-41
País/TerritorioItalia
CiudadLake Como
Período8/11/0812/11/08

Huella

Profundice en los temas de investigación de 'A distributed processor state management architecture for large-window processors'. En conjunto forman una huella única.

Citar esto