Digital noise generator based in a one-dimensional tent chaotic map on FPGA

L. Palacios-Luengas; J. A. Martínez-Ñonthe; C. E. Rojas-López; G. I. Duchén-Sánchez; R. Vázquez-Medina

doi:10.1109/CONIELECOMP.2012.6189898

Digital noise generator based in a one-dimensional tent chaotic map on FPGA

L. Palacios-Luengas, J. A. Martínez-Ñonthe, C. E. Rojas-López, G. I. Duchén-Sánchez, R. Vázquez-Medina

Escuela Superior de Ingeniería Mecánica y Eléctrica (ESIME), Unidad Culhuacán
Centro de Investigación en Ciencia Aplicada y Tecnología Avanzada (CICATA), Unidad Querétaro

Research output: Contribution to conference › Paper › peer-review

2 Scopus citations

Abstract

This paper presents a method to design and implement a digital noise generator module based on FPGA using the one-dimensional tent map (1-D tent map). In this proposal, the scaling and discretization processes are not necessary as other authors have done. When a one-dimensional chaotic map (1-D chaotic map) is scaled and discretized the resultant function is only an approximation to the 1-D chaotic map, whose output has evidence of periodicity within chaotic region. The design that we present in this paper is based on a floating point numerical representation in 64 bits double precision format of the IEEE-754: binary floating point arithmetic standard that provides a better representation of real numbers.

Original language	English
Pages	144-147
Number of pages	4
DOIs	https://doi.org/10.1109/CONIELECOMP.2012.6189898
State	Published - 2012
Event	22nd Annual International Conference on Electronics, Communications and Computers, CONIELECOMP 2012 - Cholula, Mexico Duration: 27 Feb 2012 → 29 Feb 2012

Conference

Conference	22nd Annual International Conference on Electronics, Communications and Computers, CONIELECOMP 2012
Country/Territory	Mexico
City	Cholula
Period	27/02/12 → 29/02/12

Keywords

VHDL
chaotic noise
digital noise generator
floating point representations
tent function

Access to Document

10.1109/CONIELECOMP.2012.6189898

Cite this

Palacios-Luengas, L., Martínez-Ñonthe, J. A., Rojas-López, C. E., Duchén-Sánchez, G. I., & Vázquez-Medina, R. (2012). Digital noise generator based in a one-dimensional tent chaotic map on FPGA. 144-147. Paper presented at 22nd Annual International Conference on Electronics, Communications and Computers, CONIELECOMP 2012, Cholula, Mexico. https://doi.org/10.1109/CONIELECOMP.2012.6189898

@conference{21cd5c74a3424df0bc833dbefb1de0fe,

title = "Digital noise generator based in a one-dimensional tent chaotic map on FPGA",

abstract = "This paper presents a method to design and implement a digital noise generator module based on FPGA using the one-dimensional tent map (1-D tent map). In this proposal, the scaling and discretization processes are not necessary as other authors have done. When a one-dimensional chaotic map (1-D chaotic map) is scaled and discretized the resultant function is only an approximation to the 1-D chaotic map, whose output has evidence of periodicity within chaotic region. The design that we present in this paper is based on a floating point numerical representation in 64 bits double precision format of the IEEE-754: binary floating point arithmetic standard that provides a better representation of real numbers.",

keywords = "VHDL, chaotic noise, digital noise generator, floating point representations, tent function",

author = "L. Palacios-Luengas and Mart{\'i}nez-{\~N}onthe, {J. A.} and Rojas-L{\'o}pez, {C. E.} and Duch{\'e}n-S{\'a}nchez, {G. I.} and R. V{\'a}zquez-Medina",

year = "2012",

doi = "10.1109/CONIELECOMP.2012.6189898",

language = "Ingl{\'e}s",

pages = "144--147",

note = "22nd Annual International Conference on Electronics, Communications and Computers, CONIELECOMP 2012 ; Conference date: 27-02-2012 Through 29-02-2012",

}

Palacios-Luengas, L, Martínez-Ñonthe, JA, Rojas-López, CE, Duchén-Sánchez, GI & Vázquez-Medina, R 2012, 'Digital noise generator based in a one-dimensional tent chaotic map on FPGA', Paper presented at 22nd Annual International Conference on Electronics, Communications and Computers, CONIELECOMP 2012, Cholula, Mexico, 27/02/12 - 29/02/12 pp. 144-147. https://doi.org/10.1109/CONIELECOMP.2012.6189898

Digital noise generator based in a one-dimensional tent chaotic map on FPGA. / Palacios-Luengas, L.; Martínez-Ñonthe, J. A.; Rojas-López, C. E. et al.
2012. 144-147 Paper presented at 22nd Annual International Conference on Electronics, Communications and Computers, CONIELECOMP 2012, Cholula, Mexico.

Research output: Contribution to conference › Paper › peer-review

TY - CONF

T1 - Digital noise generator based in a one-dimensional tent chaotic map on FPGA

AU - Palacios-Luengas, L.

AU - Martínez-Ñonthe, J. A.

AU - Rojas-López, C. E.

AU - Duchén-Sánchez, G. I.

AU - Vázquez-Medina, R.

PY - 2012

Y1 - 2012

N2 - This paper presents a method to design and implement a digital noise generator module based on FPGA using the one-dimensional tent map (1-D tent map). In this proposal, the scaling and discretization processes are not necessary as other authors have done. When a one-dimensional chaotic map (1-D chaotic map) is scaled and discretized the resultant function is only an approximation to the 1-D chaotic map, whose output has evidence of periodicity within chaotic region. The design that we present in this paper is based on a floating point numerical representation in 64 bits double precision format of the IEEE-754: binary floating point arithmetic standard that provides a better representation of real numbers.

AB - This paper presents a method to design and implement a digital noise generator module based on FPGA using the one-dimensional tent map (1-D tent map). In this proposal, the scaling and discretization processes are not necessary as other authors have done. When a one-dimensional chaotic map (1-D chaotic map) is scaled and discretized the resultant function is only an approximation to the 1-D chaotic map, whose output has evidence of periodicity within chaotic region. The design that we present in this paper is based on a floating point numerical representation in 64 bits double precision format of the IEEE-754: binary floating point arithmetic standard that provides a better representation of real numbers.

KW - VHDL

KW - chaotic noise

KW - digital noise generator

KW - floating point representations

KW - tent function

UR - http://www.scopus.com/inward/record.url?scp=84862094821&partnerID=8YFLogxK

U2 - 10.1109/CONIELECOMP.2012.6189898

DO - 10.1109/CONIELECOMP.2012.6189898

M3 - Artículo

SP - 144

EP - 147

T2 - 22nd Annual International Conference on Electronics, Communications and Computers, CONIELECOMP 2012

Y2 - 27 February 2012 through 29 February 2012

ER -

Digital noise generator based in a one-dimensional tent chaotic map on FPGA

Abstract

Conference

Keywords

Access to Document

Other files and links

Fingerprint

Cite this